






An 82fs_{RMS}-Jitter 102GHz W-Band PLL Using a Power-Gating Injection-Locked Frequency Multiplier-Based Phase Detector

Suneui Park, Seyeon Yoo, Seojin Choi, Yoonseo Cho and Jaehyoun Choi
Korea Advanced Institute of Science And Technology (KAIST), Daejeon

Motivation




Problems of Prior Architectures




Concept of Proposed Idea

❖ Proposed W-Band PLL using Power-Gating ILFM-based PD




Architecture of Proposed W-Band PLL




Measurement Results


❖ Measurement setting



❖ Measured spectrum




❖ Die photograph



❖ 65nm CMOS
❖ Active area: 0.16mm²
❖ Power: 22.5mW

Power Consumption (mW)	
M-VCO	8.0
R-VCO	4.5
Gm amplifier & PD & FOC	2.0
VCO's buffers	7.0
Start-up Pulse gen.	1.0
Total	22.5

❖ Measured phase noise



Performance Comparison

	This work	ISSCC'09 K. Tsai	TMTT'14 S. Kang	ISSCC'18 Z. Huang	RFIC'14 Y. Chao	VLSI'19 X. Liu
Process	65nm CMOS	65nm CMOS	130nm SiGe	65nm CMOS	65nm CMOS	65nm CMOS
Architecture	PG-ILFM-based PD Direct W-band PLL	Direct W-band PLL	Direct W-band PLL	Direct W-band PLL	50GHz PLL + Push-push(x2)	23GHz PLL + ILFM (x4)
Type	Integer-N	Integer-N	Integer-N	Integer-N	Integer-N	Integer-N
Supply (V)	1.2/0.8	1.2	3.3/2.5/1.2	1.2/0.8	1.2/0.6	N/A
Output Freq, f_{OUT} (GHz)	99.5 – 102.5	95.1 – 96.5	92.7 – 100.2	82.0 – 107.6	96.8 – 108.5	80.0 – 104.0
Reference Freq, f_{REF} (MHz)	500	375	1500	125	195	100
Multiplication Factor (N)	199 – 205	256	64	656 – 864	512	800 – 1040
Reference Spur (dBc)	-42	-52	< -60	< -34	-40	-40
1MHz PN (dBc/Hz)	-104.3	-75.7	-102.0	-79.0	-88.0	-93.0
@ f_{OUT} (GHz)	@102	@95.5	@95.0	@107.6	@99.4	@100.8
Jitter _{RMS} , σ_1 (fs)	82	2220	71	178	170*	137
(1k – 300MHz)	(1k – 300MHz)	(1k – 10MHz)	(1M – 1GHz)	(1k – 10MHz)	(10k – 10MHz)	(10k – 10MHz)
Power, P_{DC} (mW)	22.5	43.7	469.3	35.5	14.1	23.6**
Active Area (mm ²)	0.16	0.70	0.93	0.36	0.39	0.41**
FOM _{JIT} *** (dB)	-248.2	-216.7	-236.2	-235.6	-243.8	-243.5

*Calculated from the PN graph in Fig. 8 of [RFIC'14, Y. Chao] **Power and area only for the W-band ***FOM_{JIT} = 10log($\sigma_1^2 \cdot P_{DC}$)

☺ The proposed W-band PLL achieved the FOM_{JIT} of -248.2dB, which is the best among the state-of-the-art W-band frequency synthesizers